April 2005


# N**ational** Semiconductor

#### EQ50F100 1Gbps - 6.25 Gbps Backplane Equalizer **General Description Features**

The EQ50F100 is a equalizer designed to compensate transmission medium losses and reduce the mediuminduced deterministic jitter. It is optimized for operation from 1Gbps to 6.25Gbps, on printed circuit backplane for up to 30" of FR4 striplines with backplane connectors at both ends. It is code independent, and functioning equally well for short run length, balanced codes such as 8b/10b, commonly used in multiplexed 1.25 Gbps Ethernet Systems.


The equalizer uses differential CML inputs and outputs with feed-through pin-outs, mounted in a 3 mm x 3 mm 6-pin leadless LLP package. It is powered from single 1.8V supply and consumes 85 mW.

- Recovers 6.25 Gbps signals after 30" of FR4
- Single 1.8V power supply
- Low power consumption: 85mW
- Equalize up to 20dB loss at 2.5 GHz
- 35 ps residual deterministic jitter at 5 Gbps
- On-chip CML terminations
- Small 3 mm x 3 mm 6-pin leadless LLP package



EQ50F100

## Simplified Block Diagram




## **Pin Descriptions**

Pin Name	Pin Number	I/O, Type	Description
HIGH SPEED	DIFFERENTI	AL I/O	
IN–	1	I, CML	Inverting and non-inverting CML differential inputs to the equalizer. An on-chip $100\Omega$
IN+	6		terminating resistor is connected between IN+ and IN
OUT-	3	O, CML	Inverting and non-inverting CML differential outputs from the equalizer. An on-chip
OUT+	4		50 $\Omega$ terminating resistor connects OUT+ to V <sub>DD</sub> and OUT- to V <sub>DD</sub> .
POWER		•	
V <sub>DD</sub>	5	I, Power	$V_{DD}$ = 1.8V ± 5%. $V_{DD}$ pins should be tied to $V_{DD}$ plane through low inductance path. A 0.01 µF bypass capacitor should be connected between the $V_{DD}$ pin and the GND planes.
GND	2	I, Power	Ground reference. GND should be tied to a solid ground plane through a low impedance path.
Exposed	PAD	I, Power	Connect to GND. The exposed pad at the center of the package should be
Pad			connected to ground plane of the board to enhance thermal and electrical
			performance of the package.

Note: I = Input O = Output

### **Pin Diagram**



Top View Shown 3 mm x 3 mm 6-Pin LLP Package

#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V <sub>DD</sub> )	-0.3V to +2.5V
CML Input/Output Voltage	-0.3V to (V <sub>DD</sub> + 0.3V)
Junction Temperature	+150°C
Storage Temperature	-65°C to +150°C
Lead Temp. (Soldering, 5 sec.)	+260°C
ESD Rating	

Thermal Resistance  $\theta_{JA}$ , No Airflow

54°C/W

# Recommended Operating Conditions

	Min	Тур	Мах	Units
Supply Voltage	1.71	1.8	1.89	V
(V <sub>DD</sub> to GND)				
Ambient Temperature	-40	25	85	°C
(V <sub>DD</sub> to GND)				°C

#### **Electrical Characteristics**

HBM, 1.5 kΩ, 100 pF

EIAJ, 0Ω, 200 pF

Over recommended operating supply and temperature ranges unless other specified.

>7 kV

>200V

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Мах	Units
POWER	1	· · · · · ·		11		1
Р	Power Supply Consumption			85	106	mW
Ν	Supply Noise Tolerance (Note 3)	10 Hz–100 Hz		100		mV <sub>P-P</sub>
		100 Hz–10 MHz		50		mV <sub>P-P</sub>
		10 MHz–2.5 GHz		10		mV <sub>P-P</sub>
CML RECEI	VER INPUTS (IN+, IN–)			1		
V <sub>IN</sub>	Input Voltage Swing	Differential signal to equalizer,	400		1000	
		measured before test channel	400		1600	mV <sub>P-P</sub>
R <sub>LI</sub>	Differential Input Return Loss	100 MHz-2.5 GHz, with fixture's		45		15
		effect de-embedded		15		dB
R <sub>IN</sub>	Input Resistance	Differential across IN+ and IN-	85	100	115	Ω
CML OUTPU	JTS (OUT+, OUT–)	· · · · · ·				
Vo	Output Voltage Swing	Measured differentially with				
		OUT+ and OUT- terminated by	450		000	
		50 $\Omega$ to GND through DC	450		800	mV <sub>P-P</sub>
		block(Notes 9, 11)				
t <sub>R</sub> , t <sub>F</sub>	Transition Time	20% to 80% of differential output				
		voltage, measured with 1" from	30	45	60	ps
		output pins. (Notes 9, 11)				
R <sub>o</sub>	Output Resistance	Single-ended to V <sub>DD</sub>	42	50	58	Ω
R <sub>LO</sub>	Differential Output Return Loss	100 MHz-2.5 GHz, with fixture's				
		effect de-embedded. IN+ = static		14		dB
		high.				
EQUALIZAT	ION					
DJ1	Residual Deterministic Jitter at	Multiplexed K28.5 pattern,				
	6.25 Gb/s	(Notes 4, 8), 30" Test channel,		0.25	0.4	UI <sub>P-P</sub>
		$V_{IN} = 1V_{P-P}$ . (Note 11)				
DJ2	Residual Deterministic Jitter at	Multiplexed K28.5 pattern,				
	5 Gb/s	(Notes 5, 8), 30" Test channel.		0.13	0.35	UI <sub>P-P</sub>
		V <sub>IN</sub> = 1V <sub>P-P</sub> . (Note 11)				
DJ3	Residual Deterministic Jitter at	Multiplexed K28.5 pattern,				
	2.5 Gb/s	(Notes 6, 8), 30" Test channel,		0.09	0.2	UI <sub>P-P</sub>
		$V_{IN} = 1V_{P-P}$ . (Note 11)				
DJ4	Residual Deterministic Jitter at	Multiplexed K28.5 pattern,				
	1.25 Gb/s	(Notes 7, 8), 30" Test channel,		0.04	0.15	UI <sub>P-P</sub>
		$V_{IN} = 1V_{P-P}$ . (Note 11)				
RJ	Random Jitter	(Notes 9, 10, 11)		0.75	1.0	psrms

#### Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
LATENCY						1
t <sub>D</sub>	Latency	Measured from input to output,				
		measured with multiplexed K28.5	150	230	300	ps
		pattern at 5Gb/s. (Notes 5, 11)				
BIT RATE						
BRMIN	Minimum Bit Rate			1		Gbps
BRMAX	Maximum Bit Rate			6.25		Gbps
should be ope	erated at these limits.	s beyond which the safety of the device cannot be guing 1.8V, $T_A = 25$ °C. They are for reference purposes, ar				
Note 3: Allow	ved supply noise (mV <sub>P-P</sub> sine wave) du	ring jitter tests.				
3.125 Gb/s cł	pattern at 6.25 Gbps is a combination o nannels of a XAUI data stream. attern in hex	f K28.5± characters running at full bit rate and at half	bit rate. It is	intended to simula	ate the multipl	exing of two
	FCCF 0033 (quarter rate of K	(28.5+) half rate of $(K28.5-)$				
		00 1111 1010 11 0000 0101)				
Note 5: Test	•	28.5± characters running at full bit rate and at quarter	bit rate. It is	intended to simula	ate the multipl	exing of four
Pa	attern in hex					
00	FFFF F0F0 FF 0000 0F0F (q	uarter rate of K28.5+, quarter rate of K28.	5–)			
3	EB05 (fu	III rate K28.5±: 00 1111 1010 11 0000 010	01)			
	pattern at 2.5 Gbps is a combination of nernet data streams.	K28.5± characters running at full bit rate and at half	bit rate. It is	intended to simula	ate the multipl	exing of two
Pa	attern in hex					
0F	FCCF 0033 (half rate of K28.	5+, half rate of K28.5–)				
3	EB05 (full rate K28.5±:	00 1111 1010 11 0000 0101)				
	pattern at 1.25 Gbps is K28.5± charact	ters running at full bit rate				
	attern in hex					
	·	00 1111 1010 11 0000 0101)				
of averaging of	or similar means.	ntial outputs, minus the deterministic jitter before the	test channe	I. Random jitter is	removed thro	ough the use
Note 9: Test	pattern is clock-like 11111 00000 patter	n.				

Note 9: Test pattern is clock-like 11111 00000 pattern.


Note 10: Random jitter contributed by the equalizer is defined as sq rt (J<sub>OUT</sub><sup>2</sup> – J<sub>IN</sub><sup>2</sup>). J<sub>OUT</sub> is the random jitter at equalizer outputs in ps-rms, J<sub>IN</sub> in the random jitter at the input of the equalizer in ps-rms.

Note 11: V<sub>O</sub>, t<sub>R</sub>, t<sub>F</sub>, t<sub>D</sub>, DJ1, DJ2, DJ3, DJ4 and RJ specifications are Guaranteed by Design using statistical analysis.

#### **Test Setup Diagram**

#### TEST CHANNEL USED IN PRODUCTION TEST, TYPICAL EYE DIAGRAMS

The test channel used in production test and typical eye diagram is a FR4 stripline test channel that can be practically implemented in production load board environment, and yet with loss characteristics similar to a backplane that intended to test the device's equalization span.



#### **Functional Description**

The EQ50F100 6.25Gbps Backplane Equalizer is a fixed, receive-end backplane equalizer. It enables serial transmission over FR-4 backplane with trace length of at least 30" at 6.25Gbps. It consists of an equalizer filter, limiting amplifier, offset driver, and offset cancellation circuit. The equalizer block compensates for the high frequency attenuation caused by the bandwidth-limited transmission channel found in backplane system. The limiting amplifier boost the signal at the output of the equalizer block. The offset cancellation circuit corrects for internal mis-match and offset from the previous stage to minimize duty-cycle distortion.

#### Input and Output

The input and output stage of the EQ50F100 is implemented using current mode logic (CML). The input stage has an equivalent DC differential input resistance of 100 $\Omega$ . The positive and negative output channels are internally terminated with a 50 $\Omega$  pull-up to VDD. AC coupling is recommended for both input and output.

#### **Application Information**

## PCB LAYOUT AND POWER SYSTEM CONSIDERATIONS

Power system performance may be greatly improved by using thin dielectrics (2 to 4 mils) for power / ground sandwiches. This arrangement provides plane capacitance for the PCB power system with low-inductance parasitic. External bypass capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the range of 0.1nF to 10nF. Tantalum capacitors may be in the 2.2uF to 10uF range. Voltage rating of the tantalum capacitors should be at least 5X the power supply voltage being used. It is a recommended practice to use two vias at each power pin as well as at all RF bypass capacitor terminals. Dual vias reduce the interconnect inductance by up to half, thereby reducing interconnect inductance and extending the effective frequency range of the bypass components. Locate RF capacitors as close as possible to the supply pins, and use wide low impedance traces (not 50 Ohm traces). Surface mount capacitors are recommended due to their smaller parasitics. It is recommended to connect power and ground pins directly to the power and ground planes with bypass capacitors connected to the plane with via on both ends of the capacitor. Connecting power or ground pins to an external bypass capacitor will increase the inductance of the path.

A small body size X7R chip capacitor, such as 0603 or 0402, is recommended for external bypass. Its small body size reduces the parasitic inductance of the capacitor. The user must pay attention to the resonance frequency of these external bypass capacitors, usually in the range of 20-30 MHz range. To provide effective bypassing, multiple capacitors are often used to achieve low impedance between the supply rails over the frequency of interest. At high frequency, it is also a common practice to use two vias from power and ground pins to the planes, reducing the impedance at high frequency.

See AN-1187 for additional information on LLP package.

#### AC COUPLING

For multi-giga bit design, the smallest available package should be used for the AC coupling capacitor. This will help minimize degradation of signal quality due to package parasitics. The most common used capacitor value for the EQ50F100 interface is 0.1uF capacitor.

### Typical Performance Characteristics

#### TYPICAL EYE DIAGRAM WITH 30" BACKPLANE CHARACTERISTICS

All typical eye diagrams are measured with a FR4 stripline test channel at  $V_{DD} = 1.8V$ ,  $T_A = 25^{\circ}C$  with PRBS-10 pattern at 1Vp-p at the source. They were acquired by an oscilloscope with 2k sampling hits, which includes approximately 10ps of system jitter. (Note 2)








FIGURE 1. 1.25 Gb/s, PRBS-10 Input Signal to Equalizer after 30" of FR4












#### Typical Performance Characteristics (Continued)














FIGURE 6. Typical 5Gb/s Equalizer *Output* Signal, with Input as shown in *Figure 5* 





EQ50F100


## Typical Performance Characteristics (Continued)






#### TYPICAL OPERATING CHARACTERISTICS

Typical performance are measured at  $V_{DD} = 1.8V$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted. They are measured with a FR4 stripline test channel and acquired by an oscilloscope with 2k sampling hits, which includes approximately 10ps of system jitter.



EQ50F100



(Input Level =  $1V_{P-P}$ , K28.5 Pattern)

EQ50F100

